



INSTITUT
Mines-Télécom

Hardware Verification

SE767 – Vérification et Test

Ulrich Kühne

02/03/2020





Outline

Introduction

- Short History of Hardware Failures
- Design and Verification Process


Functional Verification

- Circuit Models
- Linear Time Logic (LTL)
- Computation Tree Logic (CTL)
- Model Checking


Equivalence Checking

- Problem Formulation
- Boolean Satisfiability

Motivation




Motivation



[Source: www.elektormagazine.com/articles/moores-law]

Motivation



[© photo by mark.sze]

- Transistor count of > 3 billion
- Gate level models are **huge**
- Big designer teams (several hundreds)
- Big **correctness** issues
- Late bugs are extremely expensive

Motivation

The First Bug (1947)

9/9


0800 Antan started
1000 " stopped - antan ✓

1300 (032) MP-MC { 1.2700 9.037 847 025
2.130476415 (2) 4.615925059 (-2)
033) PRO 2 2.130476415
correct 2.130676415

Relays 6-2 in 033 failed special speed test
in relay 10,000 test.

Relays changed

1100 Started Cosine Tapc (Sine check)
1525 Started Multy Adder Test.

1545  Relay #70 Panel F
(moth) in relay.

First actual case of bug being found.
1630 Antan started.
1700 closed down.

Relay 3145
Relay 3370

[Photo: U.S. Naval Historical Center]

Motivation

The Pentium FDIV Bug (1994)

$$\text{let } x = 4195835, y = 3145727 \Rightarrow x - \frac{x}{y} \cdot y = 256$$

- Bug in floating point unit $\Rightarrow$ \$ 450 Mio. loss for Intel


820 Chipset MTH Bug (2000)

- Error in memory translator hub
- Recall of around 1 Mio. motherboards
- \$ 253 Mio. financial loss


Intel i6/i7 (Skylake) Hyperthreading Bug (2017)

- Specific operating conditions cause unpredictable behavior
- Found by Linux/OCaml developers


Hardware Design Flow



Hardware Verification Flow



Design Gap – Verification Gap





Outline

Introduction

Short History of Hardware Failures
Design and Verification Process

Functional Verification

Circuit Models
Linear Time Logic (LTL)
Computation Tree Logic (CTL)
Model Checking


Equivalence Checking

Problem Formulation
Boolean Satisfiability

Functional Verification

- **Dynamic verification** (= simulation)
still standard technology
- Pentium 4 overall simulated cycles < one minute
at operation speed [Bentley, 2005]
- Full coverage is **infeasible**
- Increasing use of **formal methods**

Sequential Circuit Model



Mealy Machine:

$$\mathcal{M} = (I, O, S, S_0, \delta, \lambda)$$

$$\delta : S \times I \rightarrow S$$

$$\lambda : S \times I \rightarrow O$$

$$S_0 \subseteq S$$

$$I = \{0, 1\}^n$$

$$O = \{0, 1\}^m$$

$$S = \{0, 1\}^k$$


From Verilog to Mealy Machine

```
module count(CLK, EN, CLR,  
            S0, S1, S2, V);
```

```
input  CLK, EN, CLR;  
output reg S0, S1, S2;  
output  V;
```

```
assign V = S0 & S1 & S2 &  
        !CLR & EN;
```

```
always @(posedge CLK) begin  
  if (CLR)  
    {S2, S1, S0} <= 0;  
  else if (EN)  
    {S2, S1, S0}  
    <= {S2, S1, S0} + 1;  
end  
endmodule // count
```



What do we want to verify?

Safety

Something bad will never happen, e.g.

“The stack pointer will never overflow”

“The traffic lights will never be green at the same time”

Liveness


Something good will eventually happen, e.g.

“Every request will be granted”

“The cache and the main memory will eventually be consistent”


How to specify such properties?

- Temporal logic = propositional logic + time
- Discrete vs. continuous time
- Linear time view
- Branching time view




The Linear Time View

Computation paths



Linear Time Logic (LTL)




Linear Time Logic (LTL)

An LTL formula over propositional variables $\mathcal{V}$ has the form

$$\begin{array}{lcl} LTL ::= & p, & \text{where } p \in \mathcal{V} \\ & \neg \varphi \\ & \varphi \wedge \psi \\ & \mathbf{X} \varphi \\ & \mathbf{F} \varphi \\ & \mathbf{G} \varphi \\ & \varphi \mathbf{U} \psi, & \text{where } \varphi, \psi \in LTL. \end{array}$$


Branching Time View

Computation Tree




Computation Tree Logic (CTL)


Some property p holds
(in the initial state)



p holds in
some next state



p holds in
all next states




path
quantifier


next
operator

Further Modalities


p holds in some future state




p holds eventually



p holds globally on some path




p holds globally on all paths




Until Modalities

On some path, q holds
until p holds



On all paths, q holds
until p holds



Computation Tree Logic (CTL)

A CTL formula over propositional variables $\mathcal{V}$ has the form

$$\begin{array}{lcl} CTL ::= & p, & \text{where } p \in \mathcal{V} \\ & \varphi \wedge \psi & \neg \varphi \\ & \mathbf{EX} \varphi & \mathbf{AX} \varphi \\ & \mathbf{EF} \varphi & \mathbf{AF} \varphi \\ & \mathbf{EG} \varphi & \mathbf{AG} \varphi \\ & \mathbf{E}(\varphi \mathbf{U} \psi) & \mathbf{A}(\varphi \mathbf{U} \psi), \text{ where } \varphi, \psi \in CTL \end{array}$$

What do we want to verify?

Safety

“The stack pointer will never overflow” **AG** ($sp < 4096$)

“The traffic lights will never be green at the same time” $\neg$ **EF** ($tl_1 \wedge tl_2$)

Liveness

“Every request will be granted” **AG** ($req \rightarrow$ **AF** gnt)

“The cache and the main memory will eventually be consistent” **AF** ($mem_i = cache_i$)


Model Checking

Given a Mealy Machine $\mathcal{M}$ and a CTL formula φ ,
check if $\mathcal{M} \models \varphi$.

How do we do this?


1. Compute all states in which φ holds:
$$\tau(\varphi) = \{s \in S \mid \mathcal{M}, s \models \varphi\}$$
2. Check if the initial states are a subset of those states:
$$S_0 \setminus \tau(\varphi) = \emptyset$$

Example



$$\tau(p) = \{s_2, s_4, s_5\}$$


Example



$$\tau(p) = \{s_2, s_4, s_5\}$$

$$\tau(\text{EX } p) = \{s_1, s_2, s_3, s_5\}$$

Example




$$\tau(p) = \{s_2, s_4, s_5\}$$

$$\tau(\text{EX } p) = \{s_1, s_2, s_3, s_5\}$$

$$\tau(\text{AX } p) = \{s_1, s_2, s_5\}$$

Example



$$\tau(p) = \{s_2, s_4, s_5\}$$

$$\tau(\text{EX } p) = \{s_1, s_2, s_3, s_5\}$$


$$\tau(\text{AX } p) = \{s_1, s_2, s_5\}$$

$$\tau(\text{EF } p) = \{s_2, s_4, s_5\} \\ \cup \{s_1, s_3\} \cup \{s_0\}$$

Expansion rules:

$$\text{EF } \varphi = \varphi \vee \text{EX EF } \varphi$$

Example



$$\tau(p) = \{s_2, s_4, s_5\}$$

$$\tau(\text{EX } p) = \{s_1, s_2, s_3, s_5\}$$

$$\tau(\text{AX } p) = \{s_1, s_2, s_5\}$$

$$\tau(\text{EF } p) = \{s_2, s_4, s_5\} \\ \cup \{s_1, s_3\} \cup \{s_0\}$$


Expansion rules:

$$\text{EF } \varphi = \varphi \vee \text{EX EF } \varphi$$

$$\text{AG } \varphi = \varphi \wedge \text{AX AG } \varphi$$

$$\tau(\text{AG } p) = \{s_2, s_4, s_5\} \cap \{s_2, s_5\}$$

Fixed Point Algorithm for $\mathbf{EF} p$



$$S_0 = p$$

$$S_1 = p \cup \mathbf{EX} p$$

$$S_2 = p \cup \mathbf{EX} p \cup \mathbf{EX} \mathbf{EX} p$$


...

$$S_n = p \cup \bigcup_{i=1}^n \mathbf{EX}^i p = S_{n-1}$$

$$\Rightarrow S_n = \tau(\mathbf{EF} p)$$

Model Checking

- Complexity depends heavily on state space
- Need for efficient data structures
- **State space explosion** still a problem
- Works for small to medium (or very regular) systems
- Popular tool: NuSMV
[Cimatti et al., 2002]
- Ongoing research





Outline

Introduction

- Short History of Hardware Failures
- Design and Verification Process


Functional Verification

- Circuit Models
- Linear Time Logic (LTL)
- Computation Tree Logic (CTL)
- Model Checking

Equivalence Checking


- Problem Formulation
- Boolean Satisfiability

Equivalence Checking




Equivalence Checking

- Hardware *synthesis* is complex
- Aggressive *optimization*
- Automatic pipelining, retiming, ...
- Technology mapping
- Tools are closed source
- Does the netlist do what we think it does?



Miter Structure



Boolean Satisfiability (SAT)

SAT Problem

Given a Boolean function $f : \{0, 1\}^n \rightarrow \{0, 1\}$ (in conjunctive normal form), is there an assignment $X \in \{0, 1\}^n$, such that $f(X) = 1$?


Conjunctive Normal Form

A Boolean formula over variables $X = \{x_0 \dots x_n\}$ is in conjunctive normal form if it is a **conjunction of clauses** $(l_{1,1} \vee l_{1,2} \vee \dots \vee l_{1,m_0}) \wedge \dots \wedge (l_{k,1} \vee \dots \vee l_{k,m_k})$. A clause is a **disjunction of literals** $l = x_i$ or $l = \neg x_i$ for some $x_i \in X$.

- NP-complete problem [Cook, 1971]

SAT-Based Equivalence Checking

Problem



CNF

SAT Solver




SAT



UNSAT




Counterexample




SAT-Based Equivalence Checking

Problem




Counterexample



Problem

Encoding



SAT ☹️

UNSAT 😊

Summary Equivalence Checking and SAT

- Verifying correctness of hardware synthesis
- Separation of **verification problem** and **decision engine**
- Many more applications in hardware & software verification
- Convenient and **standardized APIs** for ease of use
- Active field of research

References I



Bentley, B. (2005).

Validating a modern microprocessor.

In Etessami, K. and Rajamani, S., editors, *Computer Aided Verification*, volume 3576 of *Lecture Notes in Computer Science*, pages 2–4. Springer Berlin Heidelberg.



Cimatti, A., Clarke, E., Giunchiglia, E., Giunchiglia, F., Pistore, M., Roveri, M., Sebastiani, R., and Tacchella, A. (2002).

NuSMV Version 2: An OpenSource Tool for Symbolic Model Checking.

In *Proc. International Conference on Computer-Aided Verification (CAV 2002)*, volume 2404 of *LNCS*, Copenhagen, Denmark. Springer.



Cook, S. (1971).

The complexity of theorem proving procedures.

In *3. ACM Symposium on Theory of Computing*, pages 151–158.



Davis, M., Logemann, G., and Loveland, D. (1962).

A machine program for theorem-proving.

Commun. ACM, 5(7):394–397.

References II



Silva, J. a. P. M. and Sakallah, K. A. (1996).

Grasp – a new search algorithm for satisfiability.

In *Proceedings of the 1996 IEEE/ACM International Conference on Computer-aided Design, ICCAD '96*, pages 220–227, Washington, DC, USA. IEEE Computer Society.